

N32G003x5

N32G003	32 bit ARM Cortex-M0	48MHz	29.5KB Flash	3KB
SRAM	1x12bit 1Msps ADC	1xCOMP	2xUART	1xI2C
			1xSPI	

CPU

32 ARM Cortex-M0

48MHz

29.5KByte Flash 10 10
3KByte SRAM

Run

Stop TIM6 IWDG SRAM IO

Power Down NRST PA1_WKUP0 PA2_WKUP

HSI RC OSC 48MHz/40MHz

LSI RC OSC 32KHz

1 HSI LSI

/ /

2 UART

1 SPI 12MHz

1 I2C 1MHz

1 12bits 1Msps ADC 9 1 1.2V

1 0mV/ 100mV/ 200mV/ 300mV

18 GPIOs.

1

1 16bit 4 3

6 PWM

1

..... 1

4.1.6		24
4.1.7		25
4.2		25
4.3		26
4.3.1		26
4.3.2		26
4.3.3		26
4.3.4		28
4.3.5		28
4.3.6		30
4.3.7		30
4.3.8	FLASH	31
4.3.9	()	31
4.3.10	I/O	32
4.3.11	NRST	34
4.3.12	TIM	35
4.3.13	IWDG	35
4.3.14	I2C	36
4.3.15	SPI	37
4.3.16	12 (ADC)	40
4.3.17	(COMP)	41
5		42
5.1	QFN20	42
5.2	TSSOP20	43
5.3		

1-1	N32G003	7
2-1		11
3-1		20
4-1		25
4-2		25
4-3		25
4-4		26
4-5		26
4-6		26
4-7		28
4-8		28
4-9		29
4-10		29
4-11	HSI (1)(2)	30


1-1 N32G003 5

1-

1


N32G003	Flash	3KB SRAM	32	ARM Cortex®-M0	48MHz	29.5KB
18	I/O			AHB	APB	
			1	12	1Msps ADC	9
			2	UART	1 I2C	1 SPI
N32G003			-40 ℃	+105 ℃	1.8V	5.5V
				20		
N32G003						
1-1						

1-1 N32G003



1.1

1-2 N32G003



1.2

1-1 N32G003		
Flash	N32G003F5Q7	N32G003F5S7

2

2.1

N32G003 ARM Cortex®-M0

2.2

N32G003 Flash SRAM 2-1
2-1

2.2.1

29.5K FLASH 512byte

NVIC

16	16	Cortex®-M0
4	2	

2.3 / (EXTI)

/ 20 /

3

(PVD)

V_{DD}

V_{PVD}

V_{DD}

2.9.2 (TIM3)

TIM3

16 /
16 1 65536
TIM3 2
PWM

2.9.4

(Systick)

24

/ (ACK)

PEC()
PEC

PEC

2.11 (UART)

N32G003 2 (UART1 UART2)

UART1 UART2

UART

NRZ

8-bit 9-bit
1-bit 2-bit

UART modes	UART1	USART2
()		

2.12

(SPI)

1

SPI

SPI

/

I/O I/O 32 16 8

2.14 / (ADC)

12 ADC 10 9 1 16
A/D ADC / ADC
24MHz
ADC
1 ADC 9 1
12 1MSPS
ADC
HSI ADC_CLK 48M
HSI ADC_1MCLK 1MHz

Blanking

Blanking

(BEEPER)

BEEPER

2.17

(CRC)

CRC16

(CRC)

CRC

CRC

CRC

CRC16

$X^{16}+X^{15}+X^2+X^0$

CRC16

1

AHB

HCLK

2.18

(UID)

N32G003

96

UID(Unique device ID) 128

UCID(Unique Customer ID)

N32G003

CPU

SWD

UID 96

UCID 128

2.19

SWD

(SWD)

ARM


SWD

3

3.1


QFN20

3-1 N32G003 QFN20



3.1.2 TSSOP20

3-2 N32G003 TSSOP20



8	5	PA8 ⁽³⁾ (SWDIO)	I/O	SWDIO UART2_TX I2C_SDA SPI_NSS TIM1_CH4 COMP_OUT	-
9	6	VDD	S	VDD	-
10	7	PA3	I/O	UART1_RX SPI_NSS TIM1_CH3N TIM3_CH1 TIM3_CH2 TIM1_CH4	-
11	8	PA5	I/O	I2C_SDA TIM1_BKIN TIM1_CH1N	AIN2 COMP_INP
12	9	PA4	I/O	I2C_SCL TIM1_CH3N EVENT_OUT	COMP_INM
13	10	PA11	I/O	TIM1_CH1 TIM1_CH1N TIM1_CH3 TIM3_CH1 TIM3_CH2 TIM1_CH4	-
14	11	PA13	I/O	MCO TIM1_CH1N TIM1_CH2N TIM1_CH4 TIM3_CH1 TIM3_CH2	AIN5
15	12	PA15	I/O	SPI_SCK TIM1_CH2 TIM1_ETR TIM3_CH1 TIM3_CH2 TIM1_CH4	-

16	13	PA6	I/O	SPI_MOSI TIM1_CH1 TIM1_CH2N TIM3_CH1 TIM3_CH2 TIM1_CH4 TIM3_ETR	-
17	14	PA7	I/O	SPI_MISO TIM1_CH2 TIM1_CH3 TIM3_CH1 TIM3_CH2 TIM1_CH4 UART2_RX	-
18	15	PA9 ⁽³⁾ (SWCLK)	I/O	SWCLK UART2_TX I2C_SCL TIM1_BKIN TIM3_ETR	-

4

4.1

4.1.1

V_{SS}


100%

$T_A=25\text{ }^{\circ}\text{C}$

/


(

4-2



4.1.6

4-3



1. n V_{DD}

4.3

4.3.1

4-4

	Rising	PVD[3:0]=8	3.4	3.48	3.56	
	Falling	PVD[3:0]=8	3.3	3.38	3.46	
	Rising	PVD[3:0]=9	3.6	3.68	3.76	
	Falling	PVD[3:0]=9	3.5	3.58	3.66	
	Rising	PVD[3:0]=10	3.8	3.88		

	Rising	LVR[3:0]=13	4.4	4.48	4.56	
	Falling	LVR[3:0]=13	4.3	4.38	4.46	
	Rising	LVR[3:0]=14	4.6	4.68	4.76	
	Falling	LVR[3:0]=14	4.5	4.58	4.66	
	Rising	LVR[3:0]=15	4.8	4.88	4.96	
	Falling	LVR[3:0]=15	4.7	4.78	4.86	
V _{LVRhyst} ⁽¹⁾	LVR	-	80	100	125	mV
V _{POR/PDR}	VDD /	-	-	1.53	-	V
T _{RSITEMPO} ⁽¹⁾		-	-	150		us

1.

4.3.4

4-4 V_{DD}
4-7

V _{REFINT}		- A	1.203	1.21	1.217	V
T _{S_vrefint} ⁽¹⁾	ADC	PLS[2:0]=001 () f _{ADC_CLK} =24M	-	TJg[()](f ₁)		

			8MHz	2.01	
			48MHz	4.0	
			40MHz	3.3	
			24MHz	2.51	
			8MHz	1.8	

1.

4-4

4.3.6.1 (HSI)RC

4-11 HSI (1)(2)

f_{HSI}	VDD=3.3V T_A	47.52 ⁽³⁾	48
------------------	----------------	----------------------	----

4.3.8 FLASH

T_A = -


4-14

			(1)	(1)	(1)	
--	--	--	-----	-----	-----	--

tp

	Strength	Control	CLoading(pf)						
	Low (DR=1)	Slow (SR=1)	25	2.56	3.68	6.01	3.96	5.87	9.57
			50	4.76	6.87	11.3	5.01	7.32	11.8
			100	9.24	12.2	21.9	7.46	10.7	17.1
		Fast (SR=0)	25	2.4	3.47	5.71	3.34	5	8.18

5V(4.5~5.5)



4.3.11 NRST

NRST

4-4

4-20 NRST

		VDD				
$V_{IL(NRST)}^{(1)}$	NRST	1.8V~5.5V	-	-	0.3VDD	V
$V_{IH(NRST)}^{(1)}$	NRST	1.8V~5.5V	0.75VDD	-	-	
$V_{hys(NRST)}$	NRST	1.8V~5.5V				

1.
2. NRSTV_{IL(NRST)}MCU

4.3.12TIM

4-21 TIM_x⁽¹⁾

t _{res(TIM)}		-	1	-	t _{TIMxCLK}
		f _{TIMxCLK} = 48MHz	20.8	-	ns
f _{EXT} ⁽²⁾	CH1 CH4	-	0	f _{TIMxCLK} /2	MHz
		f _{TIMxCLK} = 48MHz	0	24	MHz

Res_{TIM}

4.3.14 I2C

N32G003 I2C I2C SDA SCL
VDD PMOS
I2C (SDA SCL) 4.3.12
4-23 ℃

						+		
f_{SCL}	I2C	0	100	0	400	0	1000	KHz
$t_{h(STA)}$	(1)	4.0	-	0.6	-	0.26	-	
$t_{w(SCLL)}$	SCL (1)	4.7	-	1.3	-	0.5	-	
$t_{w(SCLH)}$	SCL (1)	4.0	-	0.6	-	0.26	-	
$t_{su(STA)}$	(1)	4.7	-	0.6	-	0.26	-	
$t_{h(SDA)}$	SDA (1)	-	3.4	-	0.9	-	0.4	
$t_{su(SDA)}$	SDA (1)	250	-	100	-	50	-	ns
$t_{r(SDA)}$ $t_{r(SCL)}$	SDA SCL (1)	-	1000	20	300	-	120	ns
$t_{f(SDA)}$ $t_{f(SCL)}$	SDA SCL (1)	-	300	20	300	-	120	ns
$t_{su(STO)}$	(1)	4.0	-	0.6	-	0.26	-	
$t_{w(STO:STA)}$	() (1)	4.7	-	1.3	-	0.5	-	
C_b	(1)	-	400	-	400	-	100	pf
t_{SP}		0	35	0	35	0	35	ns
$t_v(SDA)$	(1)	3.45	-	0.9	-	0.45	-	
$t_v(ACK)$	(1)	3.45	-	0.9	-	0.45	-	


1.

2. I2C f_{PCLK} 2MHz I2C f_{PCLK}

$t_{h(MI)}^{(1)}$			5	-	ns
$t_{h(SI)}^{(1)}$			4	-	


2.
3.

4-8 SPI CPHA=0



4-9 SPI


CPHA=1⁽¹⁾



1. CMOS 0.3V_{DD} 0.7V_{DD}

4-10 SPI

(1)



1. CMOS 0.3V_{DD} 0.7V_{DD}

4.3.1612

(ADC)

4-25

4-4

f_{HCLK}

1. R_{AIN} R_{ADC} C_{ADC} 4-25
2. $C_{parasitic}$ $PCB(f_{ADC})$ PCB) (7pF) $C_{parasitic}$

4.3.17 (COMP)

5-1 QFN20



5.2 TSSOP20

5.3

5-3

